MIRAC2 was built for ground-based astronomy at Steward Observatory, University of Arizona and Harvard-Smithsonian Center for Astrophysics. It utilizes a Rockwell HF-16 128x128 arsenic-doped silicon blocked-impurity-band (BIB) hybrid array with a wavelength range of 2 to 28 µ m operating in a liquid helium-cooled cryostat at 5 K.
CAMERA DESIGN
MIRAC2 is an upgrade of MIRAC1, which was build by the University of Arizona, Smithsonian Astrophysical Observatory, and Naval Research Laboratory in 1988-89 (Hora, 1991 , Hoffmann et. al., 1993 . It used a Hughes 20x64 Si:As photoconductive 20 line readout array. The conversion to a Rockwell 128x128 array was carried out between February and July 1994 for NASA IRTF observations of the collision of the comet SL-9 with Jupiter (Orton, et. al. 1995 , Walter, et. al., 1996 . It has since been used on the IRTF and UKIRT for observations of planetary nebula, star forming regions, young stellar objects, the galactic center, infrared bright galaxies, QSO's, and a variety of solar system objects (Dayal, et. al., 1997 , 1998 , Friedson, et. al., 1995 , Jayawardhana, et. .al., 1996 , Orton, et. al. 1996 .
The camera cryostat, shown in Figure 1 , is an extended Infrared Laboratories Inc. HD-3 dewar with rigid supports and 0.8 liter liquid nitrogen and 2.0 liter liquid helium capacities with hold times of 16 and 25 hours, respectively. The fill openings, vacuum valve, connectors, and actuators are all on the top or bottom plates for compactness and easy transportability. Radiation from the telescope enters the cryostat horizontally through a ZnSe or KRS-5 optically-polished window and thence through LN2 and LHe temperature baffles.
The optics module contains a reflecting flat and a reflecting off-axis tilted ellipsoid of 7.17 cm focal length, both gold coated. The ellipsoid produces an image of the telescope entrance pupil (the undersized secondary for an infrared optimized telescope) at a cold stop and an image of the telescope focal plane at the detector. The cold stop is on an externally controlled slide with five positions for f/15, f/16, f/32, f/36, and f/45 beams. The detector array is on an externally controlled slide providing a range of magnification from 0.28 to 0.56. The parameters for several telescopes are given in Table 1 . Two filter wheels operated with stepper motors and ferro-fluidic feed-throughs provide for a Circular Variable Filter (CVF) and 19 filter positions. The CVF and filter characteristics are given in Table 2 . The 2.2 µ m filter, for which the camera sensitivity is low, is used primarily for alignment, focus, and finding sources. The 4.8 µ m filter, although considerably less sensitivity than a camera with an InSb detector is occasionally used for astronomical observations for direct comparison with longer wavelengths.
Proc. SPIE, Infrared Astronomical Instrumentation, 3354, 1998 March 23, 1998 The MIRAC2 camera electronics consist of six main units: power supply, located remotely, normally in the telescope control room, bias supply amplifers, digital controller board, signal processors (16 with two on each of 8 boards), preamplifiers (16, one for each channel of the array), and temperature controller. These items, with the exception of the remote power supply, are located in an enclosure 14 x 12.5 x 23 inches in size mounted directly onto the camera cryostat.
For suppression of pickup and crosstalk, the power supply unit contains 7 separate supplies, preamp, bias, clock, analog-to-digital converter (A/D), signal processor, digital, and temperature monitor.
The supply returns are connected together and to ground only at the cryostat, with the exception of the signal processor analog and A/D supplies which are connected at the A/D ground plane. A consequence of this approach is negligible pickup and cross-talk with the system noise equal to approximately 0.4 A/D least significant bits.
The bias supply unit provides 14 separate detector bias voltages. The voltage settings and currents for these are given in Table 3 .
The controller board provides a 15 MHz master timing frequency, detector clocking via optical isolators, and the timing for the signal processors and data acquisition. It is a wire-wrap board with largely discrete CMOS components of 1988 vintage, highly flexible, but difficult to work with.
Each signal processor board processes two channels from the array. The two channels have their own input amplifier, a 2 MHz 12-bit A/D, and an output FIFO memory buffer and share a digital adder and memory for fast coadding. The FIFO memory outputs connect via a backplane bus to a fiber optic driver for data transfer to the PC.
The 16 preamplifiers provide the source current for each of the array output MOSFET source followers, a gain of 4 amplifier, and an offset to bring the array outputs into the +/-2.5 volt range of the A/D's. The preamplifier gain is chosen to provide least-significant-bit resolution close to amplified array read noise. Because of the limited resolution of the 12-bit A/D, this results in the amplified output voltage range of the array (2.1 V at saturation to 4.45 V at zero flux) exceeding the 5 V A/D range. To accommodate this the preamplifier has three offset values, commandable from the camera PC, a low range which includes zero flux, a medium range covering from array read noise to the maximum linear range of the array, and a high range which includes the array saturation level.
The temperature controller utilizes a temperature-sensing diode to monitor the detector stage temperature and a heater and feedback control circuit to control the temperature to a selectable value with a stability of a few milli-Kelvin degrees rms. The temperature is normally set between 5 K and 7 K.
A fiber optic cable operating at 1 Mword/sec (32 bits) provides the data and command link between the camera and a Spectrum Signal Processing Inc TMS320C30 digital signal processor (DSP) located in a 66 MHz Pentium PC. The DSP provides the interface to send commands to the camera which set parameters and initiate data taking and to accept, format, and coadd data from the camera and transfer images to the PC for display and disk storage. When data is taken by fast sky chopping with a telescope secondary chopper and/or slow sky subtraction with telescope nodding, images from the separate sky positions are coadded into separate DSP buffers and separately saved to disk.
The PC computer is programmed in Pascal operating under the MSDOS operating system. The entire system is pipe-lined so that images can be continuously acquired without dead time. The array can be read out at a rate of 1.06 msec per array-read, co-images transferred to the PC at a rate up to 17 msec per transfer, and chop-nod observations processed, displayed and saved to disk up to a rate of one observation per second.
ROCKWELL HF-16 SI:AS BIB OPERATION
MIRAC2 uses a Rockwell (now Boeing) highflux Si:AS BIB 128 x 128 BIB array (HF-16) mounted on a 68-pin leadless chip carrier. The pixels are 75 x 75 µm and the array sensitive area 9.6 x 9.6 mm. The relative spectral response of the detector is shown in Figure 2 . The detector is responsive from 2 to 30 µm with high sensitivity in the mid-infrared range, 8 to 28 µm.
The HF-16 is a hybrid array. That is, the detector material is "bump-bonded" to a silicon multiplexer readout chip with indium bumps on facing aluminum pads, one for each of the 16384 pixels. The readout chip contains a unit cell circuit for each of the pixels ( Figure 3 ) plus 16 output MOSFET source-followers, a fast and a slow shift register, and switching MOSFETS. Current from the detector is integrated on capacitor C INT and read out through a source follower. The capacitor is reset through a reset MOSFET. The detector input node is isolated from the integration capacitor by a directinjection MOSFET, which allows a large linear output voltage swing across the integration capacitor without affecting detector bias.
The 16 output channels are interleaved on the array in a 2 column by 8 row block as shown in Figure 4 . Each of the pixels in a block are read at the same time. The pixels are not reset at the read time, but rather the 8 blocks in the lower half of the array are reset together while the first two blocks in the upper half are read and Figure 2. Relative spectral response of Si:As BIB detector (Stapelbroek, et. al., 1995) . (Stapelbroek, et. al., 1995) . . the 8 blocks in the upper half reset while the first two blocks in the lower half of the next pair of columns are read. This makes it impossible to operate this array in a double sample mode, whereby each pixel is read both before and after resetting. Since this array is usually operated at high flux with the noise of each read dominated by photon-to-electron conversion shot noise, suppression of read 1/f noise by double sampling is not required. However, this resetting method necessitates a special approach to burst mode (fast read of the array after a slow integration period) as is discussed in Section 3. Conversions between channel (line) number, L, and block number, B, and column, C, and row, R, are given by: Table 3 gives the input voltages and associated currents. "Cap" is the value of the shunt capacitor at the array circuit board used to suppress digital pickup in the bias lines. "Wire Ohms" is the resistance of the low thermal conductance wire from the connector at the cryostat top to the array board. "Series Ohms" is a series currentmonitoring resistor on the bias amplifier board. VDI is the gate of the input charge injection MOSFET. DETS is the detector substrate. The detector bias is VDI -1.0 -DETS. So with VDI 6.0 V and DETS 3.0 V, the detector bias is 2.0 V. VSOU is the voltage supplying the 30 Kohm series current-determining resistors for the output MOSFET source followers. The currents marked with an asterisk (*), are directly proportional to the photon flux on the array.
The HF-16 can be operated at room temperature to test the operation of the readout. At room temperature, the detector material has a low resistance and the operating point of the charge injection MOSFET changes.
Operating at room temperature requires the following VSOU can be adjusted to determine the current in the output MOSFET source follower, and hence its output impedance and resulting ability to drive the capacitance in the cable to the preamplifier. The higher the current, the lower the output impedance. However, this current should be kept minimal since the power dissipation of the output MOSFETs is the dominant source of self-heating of the array. The voltage difference between CURG and CURS determines the current through the integrating capacitor source follower, hence its frequency response.
The input, OVERRIDE, determines the length of the reset operation. With OVERRIDE low, the reset lasts two pixel times.
With it high, the reset lasts two line times. We operate with OVERRIDE low for the highest integration duty cycle.
CAMERA TIMING AND OPERATION
The HF-16 requires three standard clocks and one nonstandard one for burst mode. The standard clocks are fast clock (FSTCLK), which advances the array readout one block each transition, line Sync (LSYNC) which advances the readout two columns (16 blocks) each transition, and frame sync (FSYNC), which sets the shift registers at the beginning of the read cycle and controls the reset timing. These are shown in Figure 5 .
Each of the clocks runs between a low of 4.0 V (logical 0) and high of 9.0 V (logical 1). In MIRAC2 the rise and fall times of the clocks are about 20 nsec, characteristic of the CMOS chips used. LSYNC transitions occur at the rising edge of the FSTCLK wave form. The rising transition of FSYNC occurs at the rising edge of LSYNC. To provide proper synchronization of the shift registers and minimum reset time, FSYNC must be greater than one LSYNC cycle and less than two LSYNC cycles. To provide proper synchronization for the burst mode described below, we find that the falling edge of FSYNC should occur two FSTCLK cycles after one full LSYNC cycle.
As indicated in Section 2, the HF-16, with the reset occurring in groups of blocks after the reads, is not directly adapted to burst mode of operation where the array is rapidly read and reset and then charge accumulates for several read times before the next read-reset. Neither stopping FSYNC nor stopping all clocking results in proper resetting of the array. We have overcome this limitation by using the reset MOSFET switch drain bias, VDDR, as a clock to inhibit the reset during multi-read integration as shown in Figure 6 . To achieve proper synchronization, the VDDR transitions must occur two FSTCLK cycles after the rising transition of FSYNC. The array is clocked continuously and VDDR held low to inhibit reset for some number of array-reads during which the charge in the array builds up. For the example in Figure 6 , reset is inhibited for just one read. Figure 7 shows the signal processor timing. Each signal processor board servers two channels with separate amplifiers and A/D's and shared digital coadder.
Each FSTCLK transition advances the array multiplexer one block to a new set of pixels. The analog signal in the figure represents the transition from one pixel to the next with a time constant of the array output source follower and cable capacitance plus any additional selectable filtering on the board. The track-and-hold hold and A/D convert begin toward the end of the pixel sample time. The two A/D outputs are then sequentially selected and coadded into the coadder memory. The shading shows the timing path for processing one pixel. Figure 8 shows the timing of the array read in burst mode with chopping. The chopper external reference signal is derived from the camera timing as shown. The array is read continuously during the chop cycle. In this example, the read time is 1.092 msec and the chop frequency 10 Hz. Each box in all but the last line of the figure represents a single read of the full array.
At the first read-coadd, the array is reset and the coadder output for each channel written to a separate FIFO memory. For the next six reads (a 6.5 msec chopwait), the array is reset but the coadder output is not used. A minimum of one chop-wait read is required to prevent a pixel integration from being partially in each of two chop positions. For the next eight reads, the array is not reset so the charge integrates on the integrating capacitor. At the following read, the array is reset and the coadder output written to the coadder memory. The process repeats for a total of four frames coadded for one chop half-cycle when the coadder output is again written to the FIFO memory. The data-ready signal informs the PC computer that a co-image is ready and the image is read successively from each of the 16 FIFO's to the digital signal processor in the PC, taking about 17 msec for the data transfer while the next chop half-cycle is taking place.
The array is always fully read out. But a selected portion of the array can be coadded and sent to the dsp in order to take and store co-images at a faster rate. In a special "ultra-fast" mode it is possible to acquire and store a set of 800 1/2 x 1/2 array grab co-images at 80 images/second or 3000 1/4 x 1/4 array images at 300/second. Figure 9 shows a histogram of the HF-16, SN A9-38, relative responsivity. In this remarkable array, all 16384 pixels are responsive. The standard deviation is 6.9% of the mean. Figure 10 shows a histogram of the dark current. This is very high with a mean of 1.6 x 10 7 electrons/sec-pixel with 20 pixels with dark current more than 4 times the mean. . This effectively limits on-chip integration time (frame time) to less than 100 msec with up to 20 pixels not useful because they are out of the linear range.. The usual frame times for our various filters run from 2.2 msec to 50 msec. The conversion from A/D units to electrons is determined by measuring the mean array output in A/D units for two values of flux while monitoring the total array current provided by DETS. This, plus the conversion from preamp input volts to A/D units, also gives the effective integrating capacitance of the unit cell multiplied by the integrating capacitor and output source follower's gains. Figure 11 gives the noise vs read flux in electrons. This is obtained in the laboratory in chop mode at 10 hz. That is, with the array staring at room temperature radiation and running at 20 co-images/second, pairs are differenced for statistical analysis and display. This removes offsets and drift. The noise is taken to be the standard deviation of the pixel values over the array scaled to a single frame (on-chip integration). The theoretical fit to the data is used to determine the read- plus-system noise and the detector gain-times-dispersion (βG). The system noise (mostly A/D toggling noise) and read noise were separately determined by carrying out the noise measurements at two different preamplifier gains. The contribution of the system noise has been removed from the noise shown in figure 11 . Figure 12 shows the array linearity and saturation for 16 pixels representing all channels and all parts of the array. The individual frame times have been scaled to make the low level flux slopes equal to the mean slope to compensate for different dark currents and photon responsivity.
CAMERA AND ARRAY PERFORMANCE
The saturation levels and nonlinearity are equal for each pixel since these depend on MOSFET and bias, rather than detector, characteristics. The vertical axis at the left gives the well level in electrons. The axis at the right gives the corresponding shot noise. The graph indicates the levels for read noise, for shot noise equal to three times the read noise, and for the non-linear change in slope. The useful dynamic range of the array, between the latter two, is a factor of 4.8.
Si:As BIB detectors exhibit a current-dependent excess low frequency noise (ELFN). This noise in some ways mimics shot noise. Subsequent to fabrication of our array, Rockwell reported substantial reduction in this noise (Stapelbroek, et. al., 1995) . In our HF-16, as the frequency decreases, the noise increases smoothly from the high frequency value to approximately 2.5 times this value. The change occurs over about a factor of 10 in frequency and has a mid-point which increases in frequency as the detector current increases. Figure 13 gives a plot of the excess low frequency noise vs Figure 12 . HF-16 linearity and saturation. The data are from 16 pixels, one from each channel chosen from diferent array columns and rows so that half are from the array upper part and half from the lower part. The well level is relative to the blancked-off array toremove the effect of zero voltage levels and offsets. The individual frame times have been scaled to make the low level flux slopes equal to the mean slope to compensate for diferent dark curents and photon responsivity. The useful dynamic range is that for which the array is linear and shot-noise limited. frequency for two values of detector current with data points and best fit curves. The noise at various frequencies was determined by the method described for Figure 11 . Figure 13 gives a plot of the frequency for 20% excess low frequency noise vs detector electron current for both MIRAC2 and Rockwell data. Table 4 gives a number of measured properties for our HF-16. We have not measured the responsivity (quantum efficiency times gain, (ηG) of the array at our operating temperature of 5K so we cannot give this, or, using our value of βG, a derived value of the quantum efficiency divided by the dispersion (η/β). βG has been measured by Rockwell at an array temperature of 12K to be 0.70. They estimate that the value at 5K should be about one-half of this value. The displayed image can be processed by adding or subtracting chop and nod images and applying a mask, flat field, and gain map as desired.
The statistics include the maximum, minimum, average, standard deviation (rms), all in ADU, number of unmasked pixels, full-width-half-maximum (FWHM), sum of flux, and radial profile plot for the peak source in the image, Also given are the sky flux and the ratio of the measured STD to that predicted for shot noise only for the measured background. 
